A parasitic elimination bootstrapped switch and a fast settling residual amplifier for high-speed and high-resolution pipelined ADC
نویسندگان
چکیده
This letter proposes a parasitic elimination bootstrapped switch and fast settling residual amplifier to be used in multiplying digital-to-analog converter (MDAC) order improve the performance of pipelined ADC at high frequency. The improves sampling spurious free dynamic range (SFDR) by more than 6dB shielding nonlinear capacitance MOS transistor substrate. In addition, frequency, negative zero point introduced later stage switch-capacitor circuit (which is easy ignored) will seriously deteriorates time former stage. A new zero-pole technique proposed, which greatly reduces nearly 11% further MDAC. Simulated 28nm CMOS technology, as input signal 1.38GHz, implements high-speed high-resolution obtain SFDR 75.77dB signal-to-noise-plus-distortion ratio (SNDR) 68.05dB frequency 2.2GS/s.
منابع مشابه
Amplifier Structure for High Gain and Fast Settling Applications
High gain amplifiers with fast settling times are needed for high-speed data converter applications. A cascaded amplifier architecture is discussed that can make use of several architecturally identical amplifies to achieve the desired gain. Only one of the amplifiers has a gainbandwidth product requirement that is modestly higher than the rest to keep the overall structure stable in the presen...
متن کاملA fast-locking low-jitter pulsewidth control loop for high-speed pipelined ADC
A fast-locking, high-precision and low-jitter pulsewidth control loop for high-speed pipelined ADC is presented. Only through controlling the delay of rising edge to adjust duty cycle, the clock jitter could be suppressed greatly. An improved charge pump with a follower circuit and self-biased loop was designed to decrease the voltage ripples for higher accuracy and lower jitter. A start-up cir...
متن کاملSpeed Optimization and Capacitor Mismatch Calibration for High-Resolution High-Speed Pipelined A/D Converters
System-on-a-chip (SOC) requires integration of analog circuits and digital circuits on a single silicon chip to decrease cost, power dissipation, volume and radiant noise from the data bus on the printed circuit board (PCB). For these mixed-signal intergrated circuits, the standard digital CMOS technology is the best choice in view of cost, power dissipation and implementation convenience. The ...
متن کاملThe Effects of Switch Resistances on Pipelined ADC Performances and the Optimization for the Settling Time
متن کامل
Design and Development of a High Speed Pipelined-Cyclic ADC with 1.5 bits/Stage Error Correction
The paper describes an improved architecture of an 8-bit Analog to Digital Converter (ADC) based upon both the traditional Pipeline and the Cyclic ADC architectures. Cyclic ADC has a very low component count but the flip side is that it has a very low speed. On the other hand, a pipeline ADC has a comparatively higher speed but needs more number of components than a Cyclic ADC the component cou...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEICE Electronics Express
سال: 2022
ISSN: ['1349-2543', '1349-9467']
DOI: https://doi.org/10.1587/elex.19.20220084